Design and Implementation of a Tunable
40 MHz-70 MHz Gm-C Bandpass
ΔΣ Modulator

Omid Shoaei, Member, IEEE, and W. Martin Snelgrove, Member, IEEE

Abstract—The discrete-time ΔΣ modulator is transformed to the continuous-time ΔΣ modulator. For either nonreturn to-zero or return-to-zero feedback, the loop transfer functions of the continuous-time and discrete-time modulators can be made exactly equivalent. Hence, a stable discrete-time ΔΣ modulator is mapped to a stable continuous-time ΔΣ modulator having the same SNR. The anti-alias (image rejection) properties of the continuous-time modulator are described. Experimental results for a tunable 40 MHz-70 MHz continuous-time Gm-C modulator are shown to verify the theory. A master-slave tuning scheme is developed to tune the Gm-C ΔΣ loop filter.

Index Terms—Analog-to-digital converter, bandpass ΔΣ ADC’s, continuous-time filtering, converter, ΔΣ modulator.

I. INTRODUCTION

A SWITCHED-C technique for bandpass ΔΣ modulators was introduced in [1] and later implemented for two different IF frequencies, 455 KHz [2] and 10.7 MHz [3]. The demand for high-speed ΔΣ oversampling analog-to-digital conversion especially for bandpass signals makes it necessary to look for a technique that is faster than switched-C. This demand has stimulated researchers to develop a method for designing continuous-time ΔΣ A/DS, which can be much faster than their switched-C counterparts. Early designs of continuous-time bandpass modulators were approximate, guided by the intuition that replacing “integrators” with “resonators” should make a bandpass converter [4]-[6]. However, because of the lack of an exact design theory designers had to spoil the Q of their resonators to make the loop stable, which reduced the effectiveness of noise shaping. In [6], for example, adding a damping factor causes the fourth-order ΔΣ to behave more or less as a second-order system.

An exact design for a continuous-time modulator was reported recently [7]-[9]. It was shown that a continuous-time ΔΣ loop can be designed entirely in the discrete-time domain and the same noise shaping behavior obtained for either continuous-time or discrete-time ΔΣ loops. Therefore, one can determine the performance of the ΔΣ loop, including stability and SNR, from the original discrete-time modulator. Then by applying the transformation presented in [7] and [8] an exactly equivalent continuous-time modulator will be obtained.

Manuscript received October 24, 1994; revised October 24, 1994. This paper was recommended by Associate Editor V. Gopinathan.

0, Shoaei is with Bell Laboratories Innovations, Lucent Technologies, Allentown, PA 18103 USA.
W. M. Snelgrove is with the Department of Electronics, Carleton University, Ottawa, Ont., Canada K1S 5B6.
Publisher Item Identifier S 1057.7130(97)02973-X.

II. TRANSFORMATION OF DISCRETE-TIME ΔΣM TO CONTINUOUS-TIME ΔΣM

A block diagram of a continuous-time ΔΣ modulator is shown in Fig. I(a) [7]. The filter loop is represented by H(s) and the DAC transfer function by a zero-order hold (ZOH) in which p is the opening aperture. For a return-to-
For a continuous-time loop filter described in residue form by

$$H(s) = \sum_{k=1}^{N} \frac{\hat{\alpha}_k}{s - s_k}$$

the impulse response would be

$$\hat{h}(t) = \sum_{k=1}^{N} \hat{\alpha}_k e^{s_k t} u(t).$$

Substituting $\hat{h}(t)$ into (3), it can be shown that the equivalent discrete-time loop filter is

$$H(z) = \sum_{k=1}^{N} \frac{a_k z^{-1}}{1 - z_k z^{-1}}$$

where the new residue is

$$a_k = \frac{\hat{\alpha}_k}{-s_k} \left(1 - e^{s_k T}\right)$$

and the new pole is at $z_k = e^{s_k T}$.

This has the properties one would expect: a pole at $s = 0$ transforms to one at $z = 1$, and a pole at $s = j2\pi(f_s/4)$ transforms to one at $z = j$. Equations (4)–(6) give a simple translation that allows a designer to take an arbitrary $H(z)$, rewrite it in the form of (5), and get an $H(s)$ that gives an exact equivalent continuous-time loop. That’s enough to design continuous-time bandpass (or lowpass, for that matter) $\Delta\Sigma$ converters, except for a couple of “fine points” that need to be addressed: (5) can’t handle multiple poles such as those found in a conventional second-order $\Delta\Sigma$ modulator or its bandpass version; and high-linearity feedback DAC’s use RZ waveforms rather than NRZ. Now we’ll correct these problems.

B. Multiple-Pole System

Repeated poles in a rational function produce additional terms (besides those in (5)) in the partial fraction expansion, which have the form

$$\frac{a_k'}{(z - z_k)^2}.$$  

The poles are moved to points $s_k$ with $e^{s_k T} = z_k$, just as before, and the corresponding term in the continuous-time equivalent becomes

$$a_k' \left(1 - e^{-s_k T} z_k\right)^{-1}$$

which has repeated poles, just as in the x-domain, but has a numerator with both bandpass ($s$) and lowpass (constant) terms. From (4) to (8) it can easily be shown that a conventional second-order $\Delta\Sigma$ modulator with $H(z) = (2z - 1)/(z - 1)^2$ has a continuous-time equivalent $H(s) = (1 + 1.5 s T)/s^2 T^2$ which has already been derived by a different method in [11]. For a complex pole the numerator in (8) has complex coefficients, but a conjugate term $a_k'/\overline{(z - z_k)^2}$ produces a conjugate numerator term.
The particularly important case
\[ H(z) = \frac{z^{-2}(2 + z^{-2})}{(1 + z^{-2})^2} \] (9)
which gives a fourth-order bandpass converter, for example, produces a fourth-order continuous-time filter with a third-order numerator and a double pole at \(1/(4T) = f_s/4\); (see (10) at the bottom of the page).

C. RZ and HZ Transformation

A second generalization of (4)-(6) is needed to allow the use of return-to-zero (RZ) and half-delay return-to-zero DAC waveforms [8], [9] like the ones shown in Fig. 2. The effect this has is to change the integration (convolution) boundary in (3) from (for NRZ DAC) to \([0, T/2]\) and \([T/2, T]\) for RZ and HZ DAC’s, respectively.

In an RZ DAC the zero-order hold, \((1 - e^{-sT})/s\), is replaced with a half-sample hold, \((1 - \exp(-sT/2))/s\), which would just make a straightforward change in (6) for the single pole case
\[ a_k = \frac{a_k}{s_k} (1 - e^{s_k T/2}) e^{s_k T/2}. \] (11)

Correspondingly in an HZ DAC the zero-order hold, \((1 - e^{-sT})/s\), is replaced with a half delayed half-sample hold, \(\exp(-sT/2)(1 - \exp(-sT/2))/s\), which would just need another straightforward change in (6) for the single pole case
\[ a_k = \frac{a_k}{s_k} (1 - e^{s_k T/2}). \] (12)

It can be shown that the RZ pulse transformation of the double-pole function given in (7) is shown in (13) at the bottom of the page, and its HZ pulse transformation is
\[ \frac{0.54}{(1 - e^{s_k T/2})^2} \left( \frac{1 - 0.5s_k T - e^{-s_k T/2}}{(1 - e^{s_k T/2})^2} \right) \frac{s}{T} + \frac{0.54}{(1 - e^{s_k T/2})^2} \frac{s}{(s - s_k)^2} \] (14)

The multiple-pole transformation is actually an extension of the single-pole transformation. A multiple-pole function can be considered as a function with distinct poles in which the poles are hypothetically deviated slightly from each other. Then the single pole transformation (4)-(6) for NRZ and (11), (12) for RZ and HZ, respectively, can easily be applied on the partial fraction expansion form of the new hypothetically single-pole functions. In the second step in order to obtain the original multiple-pole function in the other domain (say s-domain) one may use L’Hospital’s rule as many times as necessary \((n - 1\) times for a multiple-pole function of order \(n\)). In the last step the deviated poles should approach their original places in order to obtain the limit function value. The example of RZ and HZ double-pole transformations for z-domain to s-domain \((z2s)\) is given in [8], Appendix A.

These programs have been written in “Mathematica” [8]. From (11) and (13) it can be shown that the multiple-pole fourth-order system given in (9) has the RZ continuous-time filter (one-delay scheme) as follows in (15) at the bottom of the page.

In Table I, the corresponding NRZ and RZ continuous-time loop transfer functions for some conventional \(\Delta\Sigma\) modulators have been shown.

The equivalent z-domain and s-domain modulators obtained from the preceding transformation have been simulated. Fig. 3 shows the simulated dynamic range of the fourth-order discrete-time and the NRZ equivalent continuous-time modulator in (10) as well as the second-order modulator given in Table I:

\[ \hat{H}(s) = \frac{\pi}{4T} s + \frac{1}{2} \left( \frac{\pi}{2T} \right)^2. \] (10)

The simulated SNR’s in Fig. 3 for discrete and continuous-time modulators are quite close. For example, in a 1-MHz bandwidth and for a 20-MHz sinusoidal input, the maximum
### TABLE I

**Examples of s- and z-Domain ΔΣ Modulator Loop Transfer Functions**

<table>
<thead>
<tr>
<th>Sigma-Delta Modulators</th>
<th>First Order Lowpass</th>
<th>Second Order Bandpass (one resonator at π/T)</th>
<th>Second Order Bandpass (one resonator at π/2T), with one digital delay in the s-domain loop</th>
<th>General Second Order Bandpass (one resonator at θ/π)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>H(z)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>z^{-1}</td>
<td>z^{-1}(2z^{-1})/1</td>
<td>z^{-1}</td>
<td>z^{-1}(2cosθ-z^{-1})</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(1-z^{-1})^2</td>
<td>1+z^{-2}</td>
<td>-1-2cosθz^{-1}+z^{-2}</td>
</tr>
<tr>
<td></td>
<td>H(z)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NRZ</td>
<td>1/T2</td>
<td>1+1.5T^2</td>
<td>π^2/(4T^2)+1/(π^2)żeli</td>
<td>π^2/(4T^2)+1/(π^2)żeli</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>z^2/(π^2)</td>
<td>z^2/(π^2)</td>
</tr>
<tr>
<td></td>
<td>H(z)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RZ</td>
<td>2+2.5T^2</td>
<td>2.414π^2/(4T^2)+1/(π^2)z</td>
<td>π^2/(4T^2)+2.414π^2/(4T^2)zi</td>
<td>π^2/(4T^2)+2.414π^2/(4T^2)zi</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>z^2/(π^2)</td>
<td>z^2/(π^2)</td>
</tr>
</tbody>
</table>

SNR’s for the fourth-order bandpass discrete and continuous-time (10) modulators were 55.25 and 55.93 dB, respectively, and 41.68 dB and 40.48 dB for the second-order system. It should be noted that because the in-band signal gain is (0 dB) for discrete-time modulators but almost 1.1 (0.9 dB) for the second- and fourth-order continuous-time modulators (explained in Section III), the input levels were chosen accordingly (-6 dB in discrete-time and -6.9 dB in continuous-time) for the maximum input levels, as shown in Fig. 3. This gain difference, combined with numerical errors in simulation, is enough to explain the minor differences in SNR observed in simulations.

As mentioned, the loop transfer function for the continuous-time modulator is inherently discrete-time. This is due to the presence of the sampler inside the loop as shown in Fig. 1. Therefore, one can implement different equivalent continuous-time modulators depending on the number of delays chosen in the digital side of the loop preceding the DAC and after the comparator. For instance, as shown in Table I, the open loop transfer function of a second-order bandpass modulator is $H(z) = z^{-2}/(1+z^{-2})$, One way to implement the continuous-time loop is to apply the pulse invariant transformation on $H(z)$ (having no digital delay inside the loop) which gives a continuous-time loop filter with a RHP zero as shown in column 4 of Table I and graphically in Fig. 4. The other way is to have one delay in the digital side of the loop and to apply the pulse invariant transformation on the remaining part of $H(z)$, i.e., $z^{-1}/(1+z^{-2})$, which gives a continuous-time loop filter with a LHP zero as shown in column 5 of Table I and graphically in Fig. 4. It should be noted that in the pulse invariant transformation a $z^{-1}$ is present in the numerator of each partial fraction as shown in (5). Thus in order to derive a continuous-time loop filter we need to keep at least one delay ($z^{-1}$) in the numerator to ensure causality. This determines the number of possible ways to implement the equivalent continuous-time modulators from a discrete-time modulator. Obviously, for the second and fourth-order bandpass modulators there are two different ways to implement the continuous-time loop: the zero-delay and one-delay schemes. The fourth-order continuous-time filter defined by (10) is based on the one-delay scheme. Both transformation schemes for this fourth-order modulator are graphically illustrated in Fig. 5.

### III. Implicit Anti-Alias (Image) Filtering

In [11] it was shown that a lowpass continuous-time ΔΣ modulator provides an inherent anti-alias filtering on the input signal path. In the continuous-time lowpass case, the signal transfer function contains a “sinc” term. Since its zeros are located at integer multiples of the sampling frequency ($f_s$), clock-image signals are attenuated significantly which otherwise would be aliased into the desired frequency band. We will generalize this observation to the bandpass ΔΣ modulator in this section.
We know that the signal transfer function of the equivalent discrete-time modulator is \( H(z)/1 - H(z) \), so as shown in Fig. 6(b) and (c) the frequency response of the filter that should be placed in cascade with the input of the discrete-time modulator in order to make its response identical to that of the continuous-time version is

\[
F_{oa}(\omega) = \frac{\hat{G}(j\omega)}{H(e^{j\omega T})} = \frac{\hat{G}(j\omega)}{H(e^{j\omega T})}.
\]

It should be noted that because there is a sampler on the signal path, the input signals which are located out of the signal band region of \(-\pi/T < \omega < \pi/T\) are aliased into the in-band. However, as will be seen the out of band signals, especially the images of the clock frequency are attenuated significantly. For example, for the second-order bandpass case given in (16) and Table I, we have \( H(z) = z^{-2}/(1 + z^{-2}) \) and so from (18)

\[
|F_{oa}(\omega)| = \frac{\frac{-\pi}{4T} j\omega + \frac{1}{2} \left( \frac{\pi}{2T} \right)^2 \left| 1 + e^{-2j\omega T} \right|}{(j\omega)^2 + \left( \frac{\pi}{2T} \right)^2 e^{-2j\omega T}} = \sqrt{\frac{\pi}{2T} - \omega^2}.
\]

The zeros of the implicit anti-alias filter given in (19) are the same as zeros of \( \cos(\omega T) \) at \( \omega = 2n\pi/2(2T) \) or at \( f \approx nf_s \pm f_0 \) where, \( n = \pm 1, \pm 2, \pm 3, \cdots \) and \( f_0 = f_s/4 \) (in this example). These are “image frequencies” at which, in a pure discrete-time system, input signals would alias into the band of interest. The attenuation \( F_{oa}(\omega) \) provides at image frequencies (which is where its zeros are) is desirable for the overall system. The numerator of (19) also has a zero at \( n = 0 \) (\( \omega = \pi/(2T) \)), which is in the desired band, but this is cancelled by a denominator zero \((\omega^2 - (\pi/(2T))^2)\). L’Hopital’s rule can be used to resolve the O/O ambiguity and shows that \( |F_{oa}(\omega) = \pi/(2\sqrt{2}) \). This cancellation of zeros at \( f_0 \) is a mathematical artifact, and doesn’t affect stability.

The \( F_{oa}(\omega) \) for three different modulators are shown in Fig. 7: one is the second-order case, one a fourth-order with \( G(s) = f(s) \) given in (10), and one a fourth-order with its input arranged so that \( \dot{G}(s) = \dot{H}(s) \). As explained in Section II, the loop transfer function is

\[
H(z) = Z \left[ \frac{1 - e^{-sp}}{s} \dot{H}(z) \right].
\]

Therefore, the noise transfer function (NTF(\(z\))) in Fig. 6(a) is

\[
\text{NTF}(z) = \frac{Y(z)}{U_1(z)} = \frac{1}{1 - H(z)}.
\]

For the second-order bandpass modulator, from (19) we showed that the zeros of the implicit anti-alias frequency response of the continuous-time \( \Delta \Sigma \) modulator are at \( f = nf_s \pm f_o \), however, this conclusion could be easily generalized to any continuous-time \( \Delta \Sigma \) modulator (bandpass or lowpass) derived by the pulse invariant transformation explained in
Fig. 6. (a) One representation of a continuous-time modulator, (b) another arrangement of (a), (c) The equivalent discrete-time modulator with an extra input filter shown by $F_{in}(\omega)$.

Fig. 7. Implicit antialias filter frequency response in (a) a second-order (solid line), (b) a fourth-order ($G(s) = H(s)$) (dashed line). (c) A fourth-order with an optimized $G(s)\Delta\Sigma$ modulators (dashed-dot line) (resonator at $f = f_c$).

Section II. As (18) shows the anti-alias frequency response is the product of the feedforward frequency response represented by $G(j\omega)$ (in Fig. 6) and the inverse of the discrete-time loop frequency response $1/H(e^{j\omega T})$. The resonance (pole) frequency of $G(j\omega)$ is at $f = f_0$ and the first notch of the noise transfer function is at $f = f_0$ too, so the value of signal frequency response at $f = f_0$ yields a finite value (like $\pi/2\sqrt{2} \approx 1.11$ for the second-order bandpass case).

The feedforward frequency response, $G(j\omega)$ doesn’t have a zero on the $j\omega$ axis (except in a bandpass modulator which could have a zero at DC as shown in Fig. 7(c) and (7)). Thus, the zeros of signal frequency response are determined by the remaining zeros of the noise transfer function, which obviously are at $f = nf_{f_0}, n = \pm 1, \pm 2, \pm 3, \cdots$ as obtained for the second-order example. It should be noted that for a lowpass continuous time modulator the resonance frequency is at $f = f_{R0} = 0$ (we have an integrator instead of resonator), so according to the preceding derivation the zeros of signal frequency response are at $f = nf_{f_0}, n = \pm 1, \pm 2, \pm 3, \cdots$ which is consistent with [11]. Therefore continuous-time $\Delta\Sigma$ modulator compared to discrete-time (switched-C) modulator has the advantage that it provides a free anti-alias filtering to reduce the spurious images of the clock frequency significantly.

All this shows that the difference between a continuous-time and a discrete-time modulator having equivalent loop functions is in their signal transfer functions. A continuous-time $\Delta\Sigma$ modulator can be modeled by a system including a “free” anti-alias filter with a frequency response given in (18) followed by a sampler and its equivalent discrete-time modulator.

IV. SECOND-ORDER Gm-C MODULATOR WITH TUNING

We used a Gm-C biquad filter chip [12] tuned at a frequency ($f_o$) between 40 MHz to 70 MHz with a built-in latched comparator to make an experimental $\Delta\Sigma$ loop nominally clocked at $4f_o$, i.e., with $f_s$ in the 160 MHz-280 MHz range. A second filter chip was utilized as the voltage-controlled oscillator (VCO) in a PLL to implement the master-slave tuning scheme. The biquad filters were implemented in a 0.8 $\mu$m BiCMOS process.

A. Modulator Implementation

A block diagram of the modulator including the tuning circuitry is shown in Fig. 8(a). The tuning scheme is discussed in Section IV-B. The dashed lines in Fig. 8(a) enclose the chips used, while the additional blocks in the figure are discrete components. The biquad filter chip was fully differential and consisted of five transconductor blocks. For simplicity the single-ended block level schematic of the filter is shown in Fig. 8(b) where the $g_m$ terms represent the biquad transconductors. Further details on the biquad can be found in [12]. The comparator output is fed to a variable attenuator [represented by $k$ in Fig. 8(a)] whose output is added to the input signal by a passive combiner network. The attenuator is used to adjust the sensitivity of the $\Delta\Sigma$ A/D and to increase its linearity while keeping the dynamic range unchanged (within limits).

It can be shown that the transfer function of the filter in Fig. 8(b) (shown in (21) at the bottom of the next page) where the $g_m$ terms represent transconductor output conductances. Further details on the biquad can be found in [12]. The comparator output is fed to a variable attenuator [represented by $k$ in Fig. 8(a)] whose output is added to the input signal by a passive combiner network. The attenuator is used to adjust the sensitivity of the $\Delta\Sigma$ A/D and to increase its linearity while keeping the dynamic range unchanged (within limits).

It can be shown that the transfer function of the filter in Fig. 8(b) (shown at the bottom of the next page) where the $g_m$ terms represent transconductor output conductances. The transconductor terms represented by $g_{mx}$ and $-g_{ox}$ in Fig. 8(b) are used to tune the poles of filter as can be inferred from the constant term in the denominator of (21). For example, at 50 MHz $\omega_0 = 2\pi(50)$ M rad/s The transconductor
Fig. 8. Single ended diagram of (a) the second-order Sigma-Delta modulator with tuning circuitry. (b) Gm-C biquad filter.

represented by \(-g_m Q\) is set negative, cancelling out the effect of transconductors' output resistance in the \(s\) coefficient in the denominator of (21), in order to provide infinite Q poles as required for the second-order transfer function in (16). The transconductor terms in the branches represented by \(g_{mb0}\) and \(g_{mb1}\) in Fig. 8(b) should be tuned to set the required zero for the loop transfer function. It can be shown that if \(g_{mx} = g_{mf} = g_m\) then we should have \(g_{mb0} = -g_{mb1} = 0.5g_m\) in order to make filter’s zero given in (21) the same as the ideal transfer function’s zero given in (16). However, as (21) shows, there will be some errors in zero location due to the finite transconductors’ output resistance (1/\(g_0\) values). This error doesn’t lead to modulator instability as the second-order bandpass \(\Delta \Sigma\) modulator is a robust system, however it reduces the maximum achievable SNR.

B. Automatic Tuning

Continuous-time filters are subject to fabrication tolerances, temperature variations and parasitic effects, hence tuning is required especially at high speed. To correct the transfer function, a tuning circuit was implemented. The master-slave tuning scheme is commonly used for frequency and Q-tuning of a main filter (slave). The resonance frequency of the master voltage-controlled filter (VCF) [13], or the master voltage-controlled oscillator (VCO) [14], [15] is locked to an external accurate frequency by a PLL system. The Q of the master VCF or VCO can be controlled by comparing the amplitude of the master output signal to a reference voltage. The main filter (slave) is tuned by the same frequency and Q control voltages of the master.

For tuning the \(\Delta \Sigma\) modulator loop filter, a master-slave scheme was implemented as shown in Fig. 8(a). The ideal second-order bandpass \(\Delta \Sigma\) loop transfer function in (16) represents an infinite Q filter with two poles on the \(j\omega\) axis as shown in Fig. 4(a). Notice that this transfer function can be regarded as a typical oscillator. Therefore, the VCO master-slave tuning scheme is naturally suited for our purpose. It should be noted that unlike traditional master-slave schemes which tune an open-loop slave filter, the slave filter in our continuous-time \(\Delta \Sigma\) modulator is working in closed-loop. As will be shown in Section V, tuning of the open loop master resonance frequency (VCO) will result in the tuning of the \(\Delta \Sigma\) loop resonance frequency and therefore the tuning of the bandpass \(\Delta \Sigma\) noise transfer function (NTF) notch frequency. The Q of the filters was tuned by comparing the amplitude of the VCO output signal with a reference voltage. The amplitude of the VCO output signal was detected by a Schottky-diode peak-detector as shown in Fig. 8(a).

The tunability of a continuous-time bandpass \(\Delta \Sigma\) converter center frequency with its inherent anti-alias filtering can be advantageous over a bandpass switched-C \(\Delta \Sigma\) converter and could provide a new approach for channel selection in digital radio receivers. The idea is shown in Fig. 9. Having a tunable bandpass \(\Delta \Sigma\) converter at the IF stage removes the necessity of channel selection at the RF. So, as illustrated in Fig. 9, one may use a fixed local oscillator (presumably a SAW or
crystal oscillator) and move the synthesizer to the IF stage which would consume less power as it would operate at lower frequency. Since the ΔΣ master-slave tuning scheme shown in Fig. 8(a) uses a PLL, the only requirement for channel selection at the IF is a frequency controller as shown in Fig. 9.

It should be noted that because the ΔΣ modulator center frequency in this example is one quarter of the clock frequency (ΔΣ NTF zeros are at ±j as shown in Fig. 4(a)), by changing the reference frequency the clock frequency should be changed accordingly. This relationship is shown in Fig. 8(a) by the dotted line connection between the clock and the external reference signal and by the frequency divider (by 4) as shown in Fig. 9.

V. EXPERIMENTAL RESULTS

A. Signal-to-Noise Ratio (SNR)

The SNR obtained is plotted against the input signal power in Fig. 10 for two different loop attenuation (k) values. The input signal was a 50 MHz sinusoid and the clock frequency was 200 MHz. The output digital data was supplied to a logic analyzer. The plots shown in Fig. 10 were obtained by taking a 218-point Hanning windowed FFT of the ΔΣ bit stream for each input signal level. As can be seen from Fig. 10 the maximum SNR in a 200 KHz bandwidth is 46 dB, and occurs for input level of $P_{in} = -17$ dBm with $k = k_1$. By reducing the attenuation the same SNR was achieved at $P_{in} = -6$ dBm (for $k = k_2$), where $k_2 - k_1 = 10$ dB.

The noise shaping spectrum obtained by taking an FFT (using a Hanning window) of the 200 MHz ΔΣ modulator output bit stream for a sinusoidal input signal of $P_{in} = -17$ dBm with $k = k_1$ is plotted in Fig. 11. It should be noted that the signal transfer function from input to output provides 13 dB and 0 dB gain for $k = k_1$ and $k = k_2$, respectively, which is not shown in Figs. 10 and 11.

B. Linearity

Analog-to-digital conversion at the IF (or RF) stage for digital radio receivers puts linearity constraints on the bandpass A/D converter. The linearity of the ΔΣ modulator is limited by the linearity of the filter inside the loop which in our case is a Gm-C filter. Fig. 10 shows that for higher quantization gain (lower loop attenuation $k = k_2$), the second-order ΔΣ modulator presents higher integral and differential nonlinearity. Although ΔΣ A/D converters are considered to be highly linear A/D’s, in low order ΔΣ modulators (first-order lowpass and second-order bandpass), the noise and distortion depend on the signal level and also on signal frequency in the second-order bandpass ΔΣ modulator, so causing more nonlinearity. As the SNR plot for higher loop attenuation ($k = k_1$) in Fig. 10 shows this nonlinearity (noise dependency on signal level) was overcome significantly by reducing the loop gain.

Another important linearity measure in A/D converters is the third-order intermodulation product (IM3). Fig. 12 shows a plot of IM3 level against the input signal level (for $k = k_1$). Two in-band tones at equal power levels with a 50 KHz separation were applied to the modulator and the IM3 products were obtained by taking a 218-point FFT of the ΔΣ bit stream. Although IM3 products for a 0 dB total input signal power (relative to the input overload point) are 21 dB below the output tone levels, at -3.5 dB total input power the IM3
products drop to 40 dB below the output tone level, giving 1% distortion. Fig. 13 shows the performance of the ΔΣ modulator when two input tones at a -3.5 dB level (relative to overload) are supplied. For signal levels lower than -15 dB, IM3 levels are buried in the noise floor, so no in-band intermodulation was observed. Third-order intermodulation here is bigger than what was reported in [5]. The reason is attributed to the fact that the on-chip Gm-C resonators used here are more nonlinear than the discrete off-chip LC components used in [5].

C. Anti-Alias (Image) Performance

Table II lists the attenuation of the signals aliased into the in-band region (50 MHz) for various frequencies in the first (150 MHz) and second image frequency (250 MHz) bands. The level of aliased in-band signals at the higher and lower frequencies of images increase which demonstrates that the zeros of signal frequency response are at the image frequencies \( f = nf_o \pm f_0, n = \pm 1, \pm 2, \pm 3, \ldots \) as was shown theoretically in Section III.

Table II

<table>
<thead>
<tr>
<th>( f_n (MHz) )</th>
<th>aliased ( f_i (MHz) )</th>
<th>attenuation (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>149.6</td>
<td>50.4</td>
<td>34</td>
</tr>
<tr>
<td>149.8</td>
<td>50.2</td>
<td>39</td>
</tr>
<tr>
<td>150</td>
<td>50</td>
<td>42</td>
</tr>
<tr>
<td>150.2</td>
<td>49.8</td>
<td>39</td>
</tr>
<tr>
<td>150.4</td>
<td>49.6</td>
<td>34</td>
</tr>
<tr>
<td>249.6</td>
<td>49.6</td>
<td>39</td>
</tr>
<tr>
<td>250</td>
<td>50</td>
<td>49</td>
</tr>
<tr>
<td>250.4</td>
<td>50.4</td>
<td>45</td>
</tr>
</tbody>
</table>

D. ΔΣ NTF Notch Frequency Control

As explained in Section IV-B and illustrated in Fig. 8(a), by changing the external reference frequency it was possible to change the bandpass ΔΣ NTF notch frequency using the master-slave tuning scheme.

Fig. 14 shows the experimental results of the ΔΣ NTF zeros (notches) tuned to three different frequencies (45, 55, and 65 MHz). The ΔΣ NTF notch frequency has been tuned between 40 MHz and 67.5 MHz providing a practical 50% tuning range. The Gm-C bandpass filter is tunable over the range of 10 MHz to 100 MHz [12], however, at low frequencies its high-Q performance degrades. As shown in [7] and [8] for getting the maximum achievable SNR, the typical Q required for a bandpass ΔΣ modulator is at least 50. Therefore, the low frequency limit of the ΔΣ tuning range is due to the low Q performance of the Gm-C filter (at frequencies lower than 40 MHz). The high frequency limit of the ΔΣ tuning range is due to the frequency limitation of the off-chip phase-frequency detector used (Fig. 8(a)).
As expected a frequency mismatch was observed between the master VCO (external reference) and the slave ΔΣ. The frequency offset between the external reference (master VCO frequency) and the ΔΣ NTF notch frequency (slave resonance frequency) over entire tuning band was almost fixed at 6.5 MHz. For example, for ΔΣ center frequencies at 45, 55, and 65 MHz shown in Fig. 14 the corresponding external reference frequencies were 38.5, 48.5, and 58.5 MHz, respectively. Although the master-slave tuning scheme is prone to mismatch between the master and the slave filters, this offset can be reduced significantly by using careful design and layout techniques and by placing both the master and slave filters on a single chip.

VI. Conclusion

The design of a continuous-time (bandpass or lowpass) ΔΣ modulator has been discussed. It has been shown that the pulse invariant transformation matches the time domain response of a continuous-time ΔΣ modulator loop to that of a discrete-time ΔΣM equivalent. It has been shown that the continuous-time ΔΣ modulator contains an implicit anti-alias filtering in comparison to the discrete-time (switched-C) modulator, which is a significant advantage for bandpass A/D conversion.

A second-order Gm-C ΔΣ prototype tuned by a master-slave tuning scheme has been demonstrated. The property of anti-alias (clock-image rejection) of this prototype ΔΣ was consistent with the theory. In terms of nonidealities, the filter (transconductor) nonlinearity and mismatching between master and slave filters were discussed. A more linear filter can be developed to achieve higher dynamic range along with lower intermodulation products. Integrating both master and slave on the same die would reduce the effect of frequency offset as well.

Acknowledgment

The authors are grateful to A. Shoval for his valuable discussions on the use of his Gm-C biquad filter and to L. Lussier for designing the test boards.

References


Omid Shoaei (M’96) received the B.Sc. and M.A.Sc. degrees from the University of Tehran, Iran, in 1986 and 1989, respectively, and the Ph.D. degree from Carleton University, Ottawa, Ontario, Canada, in 1996, all in electrical engineering. From 1994 to 1995 he was with BNR/NORTEL, Ottawa, as an intern student working towards the Ph.D. degree on high-speed Delta-Sigma modulators. In 1995 he was with Philsar Electronics Inc., Ottawa, working on the design of a bandpass Delta-Sigma data converter. Since December 1995, he has been a Member of Technical Staff with Lucent Technologies (formerly AT&T Bell Laboratories), Allentown, PA, where he is involved in the design of mixed analog/digital integrated circuit for LAN and fast ethernet systems.

W. Martin Snelgrove (M’81) received the B.A.Sc. degree in chemical engineering and the M.A.Sc. and Ph.D. degrees in electrical engineering, all from the University of Toronto, Toronto, Ontario, Canada, in 1975, 1977, and 1982, respectively.

In 1982 he was with INAOE, Mexico, as a Visiting Researcher in CAD. He then taught at the University of Toronto until 1992, when he moved to Carleton University, Ottawa, Ont., as a Professor and holder of the OCR/NSERC Industrial Research Chair in High Speed Integrated Circuits. He spent sabbatical leaves in 1989 and 1990 as a Resident Visitor at AT&T Bell Laboratories, Allentown, PA, working in CMOS analog design, and took research leaves in 1991 and 1992 to work on a VLSI circuits text, from which he taught at the University of Oulu, Finland. His work focuses on architectures and circuits for high-performance integrated circuits for signal processing applications. This includes RF signal conditioning, high-speed data conversion, real-time DSP, and CAD for signal processing.

Dr. Snelgrove was the winner of the 1986 Circuits and Systems Society Guillemin-Cauer Award for a 1986 paper coauthored with A. Sedra. He serves as an Associate Editor for the Transactions on Circuits and Systems II: Analog and Digital Signal Processing.